谷歌浏览器插件
订阅小程序
在清言上使用

High-Performance Floating Gate Heterostructure with WSe2-MoS2 Diode Channel for Neural Synapse

IEEE ELECTRON DEVICE LETTERS(2023)

引用 0|浏览57
暂无评分
摘要
In this letter, we propose a novel floating gate heterostructure based on two-dimensional (2D) materials, with WSe 2 -MoS 2 forming a p-n diode to serve as the channel and multilayer graphene as the floating gate. Different from previous floating gate devices, the p-n diode is used here instead of a single layer of 2D material in the channel layer to improve the gate-tuning capability. Our device exhibits a large memory window (14 V), high ON/OFF ratio ( $10^{{4}}$ ), stable retention (5000 s), and cyclic endurance (1500 cycles). When used as a neural synapse, the device is able to realize a high max-min conductance ratio ( ${G} _{\text {max}}/{G} _{\text {min}}$ = 28), low nonlinearity coefficients ( $\nu $ ) of −2.0 for potentiation and −2.5 for depression, and record low energy consumption of 9 (15) aJ per spike in potentiation (depression). Our work provides a novel design of 2D-material heterostructure to be used as an implementation of neural synapses for neuromorphic computing.
更多
查看译文
关键词
p-n diode,floating gate device,2D material,neuromorphic computing
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要