Profiling gem5 Simulator.

Johnson Umeike, Neel Patel, Alex Manley, Amin Mamandipoor,Heechul Yun,Mohammad Alian

ISPASS(2023)

引用 1|浏览10
暂无评分
摘要
In this work, we set out to find the answers to the following questions: (1) Where are the bottlenecks in a state-of-the-art architectural simulator? (2) How much faster can architectural simulations run by tuning system configurations? (3) What are the opportunities in accelerating software simulation using hardware accelerators? We choose gem5 as the representative architectural simulator, run several simulations with various configurations, perform a detailed architectural analysis of the gem5 source code on different server platforms, tune both system and architectural settings for running simulations, and discuss the future opportunities in accelerating gem5 as an important application. Our detailed profiling of gem5 reveals that its performance is extremely sensitive to the size of the L1 cache. Our experimental results show that a RISC-V core with 32KB data and instruction cache improves gem5's simulation speed by 31%similar to 61% compared with a baseline core with 8KB L1 caches. Our paper is the first step toward building specialized hardware and software environments for accelerating software-based simulators.
更多
查看译文
关键词
architectural simulations,architectural simulator,detailed architectural analysis,gem5 source code,hardware accelerators,profiling gem5 simulator,representative architectural simulator,RISC-V core,server platforms,software environments,software simulation,software-based simulators,specialized hardware,system configurations
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要