Limits to Jitter in Digital CMOS Gates
IEEE Solid-State Circuits Letters(2023)
摘要
The time delay of digital signals propagating through CMOS gates is unavoidably subject to some timing jitter, which imposes a lower limit on circuit jitter performance. Some of the jitter is fundamental to the nature of CMOS gates, and cannot be eliminated, and some is due to power supply noise, which can be controlled to some extent. A technique for distinguishing between these two components, and obtaining their numerical values, is described, and the technique is demonstrated with simple inverters.
更多查看译文
关键词
CMOS, correlated, intrinsic, inverter, jitter, logic gate, stage-to-stage delay, switching delay, timing
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要