High-Speed and Low-Power Embedded TEC BCH Scheme for ReRAM Array
IEICE ELECTRONICS EXPRESS(2023)
摘要
This paper proposes an embedded TEC BCH scheme for ReRAM array, which is capable of low access time and uniform error distribution. The high speed decoder with SBSA is proposed with a fully-parallel architecture. An optimized adaptive error correction approach is utilized to reduce the power consumption. Furthermore, the composite field arithmetic is used to minimize the logical size. For the performance evaluation, the decoder is implemented on a Xilinx Virtex-7 FPGA, and synthesized with 65nm CMOS technology, which can achieve a 62.72 Gb/s throughput at a decoding frequency of 490MHz and 0.95ns decoding delay with a 774.1 mu W power consumption.
更多查看译文
关键词
TEC BCH,ReRAM,fully-parallel decoder,adaptive error correction,composite field
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要