microASR: 32-W Real-Time Automatic Speech Recognition Chip featuring a Bio-Inspired Neuron Model and Digital SRAM-based Compute-In-Memory Hardware

ESSCIRC(2023)

引用 0|浏览6
暂无评分
摘要
We present an ultra-low-power automatic speech recognition (ASR) accelerator in 28nm. We have developed a bio-inspired neuron model with per-neuron trainable decay rates and thresholds. The ASR recurrent neural network, designed with the neuron model, requires similar to 4X less weights than LSTM to achieve the same accuracy. We also created a digital 6T-SRAM-based compute-in-memory (DCIM) macro. The ASR accelerator leverages the DCIM's high computing throughput to reduce the required clock frequency and supply voltage, thereby reducing the power consumption to 32 mu W at the competitive inference accuracy on the TIMIT ASR benchmark.
更多
查看译文
关键词
low-power automatic speech recognition, bio-inspired neuron model, digital compute-in-memory, in-memory-computing
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要