Design of 16-Bit Sigma Delta ADC Modulator and Its Digital Decimation Filter
2023 Cross Strait Radio Science and Wireless Technology Conference (CSRSWTC)(2023)
摘要
In order to investigate the analog-to-digital converter (ADC) suitable for high-quality audio chips, a Sigma Delta modulator implemented using switched-capacitor technology and its digital decimation filter were designed. In this paper, a second-order 16-bit high-precision Sigma Delta modulator circuit is completed based on SMIC 0.18μm process. The digital filter structure is consist of a cascaded configuration of a Cascaded Integrator-Comb (CIC) filter, a compensation filter, and a half-band filter. The downsampling filter was simulated and verified using MATLAB and Modelsim platforms. Compared to traditional filter structures, this approach has the advantages of reduced hardware consumption and low power consumption. Overall mixed-level simulation of the Sigma Delta modulator circuit and decimation filter was conducted, yielding a signal-to-noise and distortion ratio (SNDR) of 100.9dB and an effective number of bits (ENOB) of 16 bits.
更多查看译文
关键词
SDM,switched-capacitor technology,CIC filter
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要