Considerations for Pattern Placement Error Correction Toward 5nm Node | AMiner