Measuring SDRAM control signal timing | AMiner