• 学术搜索
  • 科研智能体
    • Research Labs
    • AI 阅读
    • AI 文库
    • 深度研究
    • 学者亮点
  • 学术资源
    • AI2000
    • 期刊/会议
    • 学者库
    • 学术API
    • 溯源树
    • 数据集
  • 知识沉淀
    • 学术空间
订阅小程序
旧版功能
aminer vip
开通会员低至0.73元/天
一次搞定AI科研
立即登录
  • English
  • 联系方式
    专

    石墨烯和晶须协同强韧陶瓷复合材料断裂韧性预报方法

    12620210084180A
    发明人
    闫柯, 陈飞, 洪军, 朱永生
    受让人
    UNIV XI AN JIAOTONG
    申请人
    天宇(山东)橡塑制品有限公司
    申请号
    29254902
    申请日
    2023-05-14
    公开(公告)号
    12620210084180A
    公开(公告)日
    2013-12-23
    IPC分类号
    A42B003/28H01L035/30
    CPC分类号
    -
    优先权号
    268831
    优先权日
    1996-10-08
    摘要

    NOVELTY - The water purifier has reverse osmosis membrane filter core (1) that is set with a raw water inlet, concentrated water outlet and pure water outlet connected with raw water inlet pipe (11), concentrated water outlet pipe (12) and clean water outlet pipe (13). The clean water outlet pipe is connected with self-pressure tank (2) by water pipe (21). The first check valve (22) is set on purification water outlet of pressure tank. The reflux pipe (23) is connected with a self-pressure tank and filter element. The water outlet pipe is provided with a third check valve (130).

    USE - Household reverse osmosis water purifier.

    ADVANTAGE - The pressure tank is arranged for storing fresh water. The concentrated water on the surface of the membrane casing is washed by the fresh water in the pressure tank. The reverse osmosis membrane casing is formed without osmotic pressure. The high desalination rate is achieved. The reverse osmosis membrane TDS value is effectively reduced.

    DESCRIPTION OF DRAWING(S) - The drawing shows a schematic view of the reverse osmosis water purifier.

    Reverse osmosis membrane filter core (1)

    Self-pressure tank (2)

    Raw water inlet pipe (11)

    Concentrated water outlet pipe (12)

    Clean water outlet pipe (13)

    Water pipe (21)

    Check valves (22,130)

    Reflux pipe (23)

    权利要求
    1. A pixel in an organic EL display device, comprising: a substrate; an emission region for emitting light; and a wiring region including a switching thin film transistor and a driving thin film transistor, the switching thin film transistor and the driving thin film transistor being arranged between the substrate and an organic light emitting layer, wherein light emitted from the organic light emitting layer is emitted to the substrate through the wiring region and the emission region.
    2. The pixel of claim 1 , wherein the planarized passivation layer is formed of benzocyclobutene (BCB) or acryl resin.
    3. The pixel of claim 1 , further comprising: a planarized passivation layer formed over the switching and driving thin film transistors and having a via hole coupling a first pixel electrode to a source or drain electrode of the driving thin film transistor.
    4. The pixel of claim 3 , further comprising: a pixel defining layer having an opening in the wiring region and the emitting region and exposing a portion of the first pixel electrode, wherein the first pixel electrode is formed in the wiring region and the emitting region, wherein the organic layer is formed on the pixel defining layer and the portion of the first pixel electrode exposed by the opening.
    5. The pixel of claim 3 , wherein the planarized passivation layer is directly on the switching thin film transistor and the driving thin film transistor.
    6. The pixel of claim 5 , wherein the first pixel electrode is directly on the planarized passivation layer.
    7. An organic electroluminescence (EL) display device, comprising: an insulating substrate including: a wiring region having a switching thin film transistor and a driving thin film transistor; and an emission region for emitting light; a passivation layer formed on an upper part of the insulating substrate; a lower electrode formed on the passivation layer and in the wiring region and the emission region; a pixel defining layer comprising an opening part exposing a part of the wiring region and the emission region; an organic thin film layer formed on the pixel defining layer and a portion of the lower electrode exposed by the opening part; and an upper electrode formed on the organic thin film layer, wherein light emitted from the organic thin film layer is emitted to the insulating substrate through the wiring region and the emission region.
    8. The organic EL display device of claim 7 , wherein the passivation layer is formed of an insulating organic material capable of planarization.
    9. The organic EL display device of claim 8 , wherein the passivation layer is directly on the switching thin film transistor and the driving thin film transistor.
    10. The organic EL display device of claim 9 , wherein the lower electrode is directly on the passivation layer.
    11. The organic EL display device of claim 8 , wherein the passivation layer is formed of benzocyclobutene (BCB) or acryl resin.
    12. The organic EL display device of claim 8 , wherein the organic thin film layer is formed in a stripe shape.
    说明书
    [0001]FIELD OF THE INVENTION
    [0002]The present invention relates to a liquid crystal display technology, and particularly to a gate driving circuit and a liquid crystal display.
    [0003]BACKGROUND OF THE INVENTION
    [0004]Thin Film Transistor-Liquid Crystal Display, and TFT-LCD for short, is one of main liquid crystal displays. An objective of such liquid crystal displays is to increase size and resolution of the liquid crystal display panel. As the liquid crystal display panel becomes larger in size and higher in resolution, the density of gate lines in the panel is required to increase.
    [0005]When the density of gate lines in the panel increases, the number of output processing units in the gate driving circuit increases accordingly. In the related art, the gate driving circuit converts input signal into output signal directly. In an ideal condition, when the same signals are input to the gate driving circuit, the same signals will be output at output pins on the output processing unit in the gate driving circuit. However, due to the property of process, it is hard to design respective output processing units within the gate driving circuit to have the same resistance. In such a case, when the same signals are input, the outputs will be different due to resistance difference among the respective output processing units within the gate driving circuit, and further results in inconsistence of signals input to the gate which brings defects of a great displaying deviation and bad imaging effect, such as uneven resolution, grey difference occurring at a display vicinity of two output processing units, bright line appearing, and the like.
    [0006]In the related art, in order to solve the above technical problems, a method in which the width of line connecting the output processing units is made greater and resistance becomes smaller relatively so as to decrease output difference of respective output processing units within the gate driving circuit is applied. However, a defect of this method is that more peripheral spaces of the liquid crystal display need to be occupied, while requirement for the space layout and size of the liquid crystal display and the design difficulty will increase.
    [0007]SUMMARY OF THE INVENTION
    [0008]An object of the present invention is to provide a gate driving circuit and a liquid crystal display which can decrease the resistance difference of the output processing units within the gate driving circuit such that gate driving signals output by the gate driving circuit keep consistent with each other to the most extent, and can decrease peripheral spaces of the liquid crystal display to be occupied, and reduce the requirement for space layout and size and the design difficulty of the liquid crystal display.
    [0009]To achieve the above object, the invention provides a gate driving circuit comprising at least an output processing unit, and further comprising an amplifying device correspondingly connected to the output processing unit, said amplifying device being used to process a signal output from the output processing unit and then output a driving signal.
    [0010]The invention also provides a liquid crystal display, including a gate driving circuit and a display panel, said gate driving circuit comprising at least an output processing unit, and said display panel comprising a gate line, wherein said gate driving circuit further comprises an amplifying device correspondingly connected to the output processing unit, wherein said amplifying device is used to process a signal output from the output processing unit and then output a driving signal; said amplifying device is correspondingly connected to an end of the gate line.
    [0011]Therefore, respective aspects of the invention have advantages as following:
    [0012]1. by adding an amplifying device to the output terminal of the gate driving circuit, the output difference in output processing units within the gate driving circuit decreases such that the gate driving signals output from the gate driving circuit keep consistent with each other to the most extent.
    [0013]2. due to improvement in structure of the gate driving circuit, the gate driving signals received by the gate lines in the display panel keep consistent with each other to the most extent, thus improving overall uniformity of the gate driving signals, decreasing display deviation on the display panel and improving imaging effect.
    [0014]3. due to avoiding the method of increasing the width of lines connecting the output processing units to decrease the output difference in different output processing units, the peripheral spaces of the liquid crystal display to be occupied can be decreased, and the requirement for space layout and size as well as the design difficulty of the liquid crystal display can be reduced.
    [0015]BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 is a structural schematic diagram of Embodiment 1 of the gate driving circuit of the invention; FIG. 2 is a structural schematic diagram of Embodiment 2 of the gate driving circuit of the invention; FIG. 3 is a structural schematic diagram of Embodiment 3 of the gate driving circuit of the invention; FIG. 4 is an operation flowchart of the gate driving circuit of the invention; FIG. 5 is a structural schematic diagram of Embodiment 1 of the liquid crystal display of the invention; and FIG. 6 is a structural schematic diagram of a preferred embodiment of the liquid crystal display of the invention.
    [0016]DETAILED DESCRIPTION
    [0017]Hereinafter, the technical solution of the invention is further described in detail in conjunction with figures and embodiments.
    [0018]The invention provides a gate driving circuit, comprising at least an output processing unit, and further comprising an amplifying device connected to the output processing unit one by one, and the amplifying device is used to process a signal output from the output processing unit and then output a driving signal. FIG. 1 is a structural schematic diagram of Embodiment 1 of the gate driving circuit of the invention. Hereinafter, the principle of the gate driving circuit of the invention will be explained by example of three output processing units. The gate driving circuit comprises output processing units V off 1 , V off 2 , V off 3 , and amplifying devices F 1 , F 2 , F 3 . The output processing units V off 1 , V off 2 , V off 3 are connected to the amplifying devices F 1 , F 2 , F 3 one by one. When the same signals are input to respective output processing units, due to the property of process, it is hard to design respective output processing units within the gate driving circuit to have the same resistance, thus the outputs of the gate driving circuit will be different due to the resistance difference among respective output processing units within the gate driving circuit.
    [0019]The invention decreases output difference in the output processing units within the gate driving circuit such that the gate driving signals output from the gate driving circuit keep consistent with each other to the most extent by adding the amplifying devices for compensating for the output difference of the output processing units at the output terminal of the output processing units. Also, as compared to the technology of increasing the width of line connecting the output processing units to reduce resistances of the output processing units wherein the reduced resistances of respective output processing units decrease the output difference of the output processing units within the gate driving circuit, this embodiment can achieve the object of reducing the output difference of the gate driving circuit, and decreases peripheral spaces of the liquid crystal display to be occupied, and reduces the requirement for the space layout and size and the design difficulty of the liquid crystal display.
    [0020]FIG. 2 is a structural schematic diagram of Embodiment 2 of the gate driving circuit of the invention. The amplifying device in this embodiment comprises an amplifier element. As shown in FIG. 2 , amplifier elements A 1 , A 2 , A 3 are correspondingly arranged in the amplifying devices F 1 , F 2 , F 3 . When signals output from the output processing units V off 1 , V off 2 , V off 3 are different, the multiples of the amplifier elements A 1 , A 2 , A 3 in the amplifying devices F 1 , F 2 , F 3 which are connected to the output processing units V off 1 , V off 2 , V off 3 one by one need to be adjusted so that the amplifying devices F 1 , F 2 , F 3 output the same signals. This embodiment can mostly reduce the difference among output signals from the gate driving circuit by adjusting the amplifying multiples of the amplifier elements in the amplifying devices. By the method of adjusting the amplifying multiples of the amplifier elements to adjust the output signals of the amplifying devices, it is possible to increase process complicacy of module bonding of the gate driving circuit and the display panel, and reduce manufacture effectiveness.
    [0021]To reduce the process complicacy of module bonding to improve manufacture effectiveness, as the schematic diagram of Embodiment 3 of the gate driving circuit shown in FIG. 3 , the amplifying devices F 1 , F 2 , F 3 further comprises feedback elements B 1 , B 2 , B 3 respectively, which are connected in parallel with the amplifier elements A 1 , A 2 , A 3 respectively to form feedback loops. For example, after an output signal of the output control module V off 1 is input to the amplifier element A 1 , if the signal is below a preset level, it will not be output, but pass through the feedback element B 1 in the feedback loop. Again, the amplified signal is amplified by the amplifier element A 1 . After cycling as such, the signal will not be output by the amplifying device until the output signal reaches the preset level. When the same preset level is set for different amplifying devices, the different amplifying devices will output the same signals, so as to ensure the gate-consistent signals. This embodiment adds in the feedback elements connected in parallel with the amplifier elements such that an expected output may be achieved by the automatic adjust in internal circuit of the amplifying device, so improves the process effectiveness of module bonding.
    [0022]In an actual operation, the output signals of the amplifying device in the above embodiments need to subject to an output buffering process before the output signals are input to the gate as gate driving signals. FIG. 4 is an operation flowchart of the gate driving circuit of the invention, in which 1 represents an U/D input signal, 2 represents a CPV input signal, 3 is a DI/O input signal, 4 indicates an OE input signal, 5 is a VGG input signal, 6 is a signal output from the output processing device, 7 represents a register such as 300 Shift Register, 8 is a level shifter such as Level Shifter, 9 is an output buffer such as 900 Output Buffer; and 10 indicates a gate line. “A” represents an amplifier element and “B” represents a feedback element. After the signal 6 output from the output processing device enters into the amplifier element, if the signal is below a preset level, it will not be output to the 300 Output Buffer 9 , but pass through the feedback element B in the feedback loop. Again, the amplified signal is amplified by the amplifier element A. After cycling as such, the signal will not be output to the 300 Output Buffer 9 until the output signal reaches the preset level, such that the signals input to the gate line 10 will be consistent with each other. When the enabling signal of the gate driving circuit is set to the same as the preset level, the gate will obtain identical input signals.
    [0023]The invention also provides a liquid crystal display including a gate driving circuit and a display panel, said gate driving circuit comprising at least one output processing unit, said display panel comprising a gate line, wherein said gate driving circuit further comprises amplifying devices of which the number corresponds to the number of the output processing unit, and each of the amplifying devices is connected to the output processing unit, and is used to process signals output from the output processing unit and then output a driving signal. Each of the amplifying devices is connected to one end of the gate line.
    [0024]FIG. 5 is a schematic diagram of Embodiment 1 of the liquid crystal display of the invention. The embodiment 1 includes a gate driving circuit 100 and a display panel 200 , wherein the gate driving circuit comprises output processing units V off 1 , V off 2 , V off 3 , and amplifying devices F 1 , F 2 , F 3 . The output processing units V off 1 , V off 2 , V off 3 are connected to the amplifying devices F 1 , F 2 , F 3 one by one. The display panel comprises gate lines G. The amplifying devices F 1 , F 2 , F 3 are connected to the gate lines G one by one.
    [0025]When the amplifying devices in FIG. 5 are the feedback loops composed of the amplifier elements and feedback elements shown in FIG. 3 , the amplifying devices can obtain expected output by automatic adjust of its internal circuit. When the preset levels in respective amplifying devices are set to the same, the same signals are output at different positions of the gate driving circuit such that the whole display panel receives the gate driving signals with identical value, and the gate driving signals received by the gate lines in the display panel keep consistent with each other to the most extent, thus the overall uniformity of the gate driving signals is improved, and the displaying deviation in the display panel is reduced. The imaging effect is improved, for example, the displaying chroma or luminance is more uniform, and the grey difference is reduced as great as possible, and the like.
    [0026]Further, due to utilization of feedback amplifying loops, only the preset levels in various feedback amplifying loops are set identically, without the necessity of adjusting the amplifying multiple of the whole amplifier element individually, the same output may be obtained, thus the process effectiveness of module bonding is improved. However, the feedback adjusting procedure will extend processing time of signals in the gate driving circuit, so the driving signals input to the gate lines of the display panel 200 will have delay, and affect the display speed of the liquid crystal display. Thus in actual manufacture process, the computing speed of the feedback amplifying circuit should be increased. As such, the signal processing time in the gate driving circuit will be reduced to ensure outputting the driving signals in time.
    [0027]Greater size and higher resolution of the liquid crystal display panel require the increase of density of the gate lines in the display panel, and also require longer gate line, which means increased resistance of the gate lines. Thus, the gate signals will be distorted due to delay. A signal delay compensator may be set at an end of the gate line to compensate for the above defect. FIG. 6 is a structural schematic diagram of a preferred embodiment of the liquid crystal display of the invention. This embodiment is different from the above embodiment 1 of the liquid crystal display of the invention in that the display panel 200 further comprises a signal delay compensator 300 which is connected to the gate line G. The delay compensator 300 includes: delay compensation elements 310 each of which is connected to the other end of the gate line; and compensation voltage transmission lines 320 connected to the delay compensation elements 310 for receiving a preset direct current from outside of the display panel and transmitting it to the delay compensation elements 310 at the same time.
    [0028]In this embodiment, by setting the feedback amplifying loops at the output terminal of the gate driving circuit to ensure the same gate driving signals being provided at different positions of the gate driving circuit, when the density of the gate lines in the display panel is great, all the gate lines can obtain the same gate driving signals, thus the displaying uniformity on the display panel is obtained, for example, uniform chroma and uniform luminance are obtained. Besides, by setting the delay compensators connected to the gate lines, when the gate lines in the display panel are long, the delay compensators will compensate for the distortion of displaying in the display panel due to delay of the gate signals caused by the gate line resistance and capacitance.
    [0029]It should be finally noted that the above embodiment is only used as a description to the technical solution of the invention but not as a limitation. Although the invention is described with reference to the preferable embodiments, those skilled in the art shall understand that the technical solution of the invention can be modified or equivalently alternated without departing from the spirits and scopes of the invention.
    同族专利
    暂无同族专利