Performance-Aware Common-Centroid Placement and Routing of Transistor Arrays in Analog Circuits

Arvind K. Sharma,Meghna Madhusudan,Steven M. Burns,Soner Yaldiz,Parijat Mukherjee,Ramesh Harjani,Sachin S. Sapatnekar

2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD)（2021）

引用 6|浏览26

暂无评分

摘要

The common-centroid (CC) layout style is widely used to minimize the impact of variations among matched devices in analog blocks such as current mirror banks and differential pairs. This paper presents a constructive, performance-aware CC placement and routing algorithm for transistor arrays. Specifically, the proposed approach maximizes diffusion sharing, incorporates length of diffusion (LOD) ba...

查看译文

关键词

Performance evaluation,Degradation,Current mirrors,Systematics,Layout,Integrated circuit interconnections,Analog circuits

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要