Chrome Extension
WeChat Mini Program
Use on ChatGLM

A Digital LDO in 22-Nm CMOS with a 4-B Self-Triggered Binary Search Windowed Flash ADC Featuring Analog Layout Generator Framework

IEEE Solid-State Circuits Letters(2023)

Cited 1|Views86
Abstract
This letter presents an analog layout generator-based digital LDO (DLDO) with a self-triggered binary search windowed flash analog-to-digital conversion (ADC) in 22-nm CMOS. A self-triggered binary search mechanism with a delay-based architecture is proposed to reduce the exponentially growing kickback noise and energy consumption of a traditional flash ADC down to the level of a SAR ADC while maintaining its high-speed feature. To conquer the complexity bottleneck of SoC development in FinFET technology, a practical analog layout generation framework is proposed to maximize the productivity of implementing analog circuit blocks in the scaled CMOS process. To meet the performance, area and reliability specifications across a variety of circuits, the methodology allows varying levels of constraints from designers, thus significantly improving the physical design time & effort up to $60\times $ compared with conventional manual approach. The DLDO features 3.55-ps FoM and fully automatic generation.
More
Translated text
Key words
Analog layout automation,analog-to-digital conversion (ADC),computer-aided design,low dropout regulator (LDO),power management
求助PDF
上传PDF
Bibtex
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Data Disclaimer
The page data are from open Internet sources, cooperative publishers and automatic analysis results through AI technology. We do not make any commitments and guarantees for the validity, accuracy, correctness, reliability, completeness and timeliness of the page data. If you have any questions, please contact us by email: report@aminer.cn
Chat Paper
Summary is being generated by the instructions you defined