High Performance Nanosheet Technology Optimized for 77 K

R. Bao, L. Qin, J. Frougier, S. Suk, M. Rabie, U. Bajpai, A. Chou, B. Nechay, M. Mohamed, R. Pujari, T. J Weir, K. Harmon, A. Varma, W. Armstrong-Moore, A. Cestero, S. Emans, P. Hundekar, R. Joshi, J. Li, X. Liu, S. Lucarini, C. Radens,S. Siddiqui, H. Trombley, A. Bryant, M. Hasanuzzaman, A. Majumdar, M. Sung,J. Zhang, E. Leobandung

2023 International Electron Devices Meeting (IEDM)(2023)

引用 0|浏览0
暂无评分
摘要
We provided process/integration solutions for high performance Nanosheet technology at 77 K and evaluated its performance benefits. This is the first demonstration of CMOS Nanosheet integration of dual work function metals (WFMs) and dual dipoles at 77 K. WFM engineering plus dual dipole engineering provides target threshold voltage (Vt) solution for Nanosheet technology at 77 K. Nanosheet with low V DD (0.3 - 0.4 V) at 77 K provides comparable performance to that at 300K with V DD =0.75V, but at much lower power. Nanosheet at 77 K also offers more than 100% performance gain than at 300 K with same V DD =0.75V. Junction/contact optimization and multiple Vts (multi-Vt) feasibility were demonstrated. TCAD was also developed to evaluate device performance and variations at 77 K.
更多
查看译文
关键词
High Technology,Nanosheet Technology,Work Function,Performance Benefits,Performance Gain,Metal Work Function,Carrier Mobility,I-V Curves,Gate Dielectric,Metal Gate,Subthreshold Slope,Gate Stack
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要