• 学术搜索
  • 科研智能体
    • Research Labs
    • AI 阅读
    • AI 文库
    • 深度研究
    • 学者亮点
  • 学术资源
    • AI2000
    • 期刊/会议
    • 学者库
    • 学术API
    • 溯源树
    • 数据集
  • 知识沉淀
    • 学术空间
订阅小程序
旧版功能
aminer vip
开通会员低至0.73元/天
一次搞定AI科研
立即登录
  • English
  • 联系方式
    T

    TRR College of Engineering

    院校
    23论文总数
    235引用总数

    论文量&引用量时间轴

    机构学者

    排序
    K. Srinivasa Rao
    K. Srinivasa Rao
    TRR College of Engineering
    论文:6引用:0H-index:0
    Srinivasa Rao Karumuri
    Srinivasa Rao Karumuri
    K L University
    论文:5引用:0H-index:0
    Chevula Venkata Rama Rao
    Chevula Venkata Rama Rao
    National Institute of Technology Meghalaya
    论文:4引用:0H-index:0
    M. B. R. Murthy
    M. B. R. Murthy
    Rajiv Gandhi University of Knowledge Technologies
    论文:4引用:0H-index:0
    Tipparti Anil Kumar
    Tipparti Anil Kumar
    CMR Institute of Technology Hyderabad
    论文:3引用:0H-index:0
    Srinivasa Rao Vempati
    Srinivasa Rao Vempati
    Anurag Engineering College,Kodad,Telangana,India.
    论文:3引用:0H-index:0
    Vinay Kumar Pamula
    Vinay Kumar Pamula
    Jawaharlal Nehru Technological University, Kakinada
    论文:2引用:0H-index:0
    Habibulla Khan
    Habibulla Khan
    Department of ECE, Koneru Lakshmaiah Education Foundation
    论文:2引用:0H-index:0
    G. Rajender
    G. Rajender
    Dept of Zoology;Dept of Bio - chemistry;Kakatiya University;Dept of Bio - chemistry, Kakatiya University
    论文:2引用:0H-index:0

    论文(23)

    年份
    起
    –
    止
    排序
    1Ultralow-Power and Secure S-Box Circuit Using FinFET Based ECRL Adiabatic Logic
    K. Srilakshmi,A. V. N. Tilak,K. Srinivasa Rao

    Advanced Encryption Standard (AES) is the widely used technique in critical cyber security applications.In AES architecture S-box is the most important block.However, the power consumed by S-box is 75% of the total AES design.The S-box is also prone to Differential Power Analysis (DPA) attack which is one of the most threatening types of attacks in cryptographic systems.In this paper, a three-stage positive polarity Reed-Muller (PPRM) S-box is implemented with 45 nm FinFET using Efficient Charge Recovery Logic (ECRL) to reduce power consumption.The simulation results indicate up to 66% power savings for FinFET based S-box as compared to CMOS design.Further, the FinFET ECRL 8-bit S-box circuit is evaluated for transitional energy fluctuations and peak current traces to compare its resistance against side-channel attacks.The lower energy variations and uniform current trace exhibit the improved security performance of the circuit to withstand DPA and Differential Electromagnetic Radiation Attacks (DEMA).

    2018Journal of Science and Technology(2018)引用:1
    引用
    AI阅读
    加入学术空间
    2Energy-Efficient 64-Bit Asynchrobatic Adder
    K. Srilakshmi,A. V. N. Tilak,K. Srinivasa Rao,Y. Syamala

    A 64-bit Carry Look-ahead Adder (CLA) with radix-four structure is implemented using CMOS and FinFET-based asynchrobatic logic. The performance of designed adder circuits is assessed by comparing their power, energy, and power-delay product with those using 45 nm static CMOS technology over a range of frequencies and supply voltages. The results obtained reveal power and energy savings of up to 82 and 97% for CMOS and FinFET asynchrobatic adders, respectively, as compared to static CMOS circuits. A maximum PDP improvement of 89.47% at 0.5 V supply voltage is obtained with FinFET technology.

    2018Lecture Notes in Electrical Engineering Proceeding of the Second International Conference on Microel...(2018)引用:1
    引用
    AI阅读
    加入学术空间
    3Optimizing Power in Sequential Circuits by Reducing Leakage Current Using Enhanced Multi Threshold CMOS
    K. Srinivasa Rao,A. Vinaya Babu

    Technical thirst of man is in exponential rise and posing critical challenges in using this technology. This is much evident in the design of VLSI circuits. Sequential circuit designing demands lesser energy consumption, smartness and increased functional density. In this domain, every development in the recent past has energy as the focal point. MTCMOS exactly serves the purpose of reduced power consumption in digital circuits. This technique provides lower leakage current and offers enhanced speed. It uses low threshold voltage devices for low leakage and high threshold voltage components as sleep transistors. These sleep transistors are good enough to isolate the logic modules from the supply, ground in order to reduce the leakage current. Care is ensured particularly in the mode transition and also the least possible time for turn ON state in a circuit, as these are the primary concerns for power consumption and thereby for the performance degradation of integrated circuits. In this paper, a successful attempt was made in enhancing the advantage of employing MTCMOS technique towards lesser power consumption in sequential circuit designing.

    2016Indian Journal of Science and Technology(2016)引用:23
    引用
    AI阅读
    加入学术空间
    4Image Processing Representation Using Binary Image; Grayscale, Color Image, and Histogram
    V Mohan,R Kanaka Durga, Swathi Devathi,K Srujan Raju

    This paper presents digital image processing and its representation using binary image; grayscale, color images with the help of additive color mixing, subtractive color mixing, and histogram. It is also discusses the fundamental steps involved in an image processing such as image achievement, image development, image renovation, compression, wavelets, multi-resolution processing, morphological processing, representation, description and interpretation. Finally, it presents the per-pixel and filtering operations like invert filter, grayscale, brightness and color splitting filter.

    2016PROCEEDINGS OF THE SECOND INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATION TECHNOLOGIES, IC3T ...(2016)引用:17
    引用
    AI阅读
    加入学术空间
    5A Novel Approach for Speaker Recognition by Using Wavelet Analysis and Support Vector Machines
    Kanaka Durga Returi, V Mohan,Y Radhika

    Speaker recognition approach through wavelet analysis as well as support vector machines is presented in this paper. The wavelet-based approach is used to differentiate among regular and irregular voices. The wavelet filter banks were utilized to coincide by means of support vector machine for extraction of the feature and its classification. This approach creates utilization of wavelets as well as support vector machine to separate particular speech signal through multi-dialog settings. In this approach, first we apply the wavelets to calculate audio features those have sub-band power and calculated pitch values from the given data of the speech. Multi-speaker separation of speech data is carried out by the utilization of SVM more than these audio features as well as other values of the signal. This entire database was utilized to calculate the performance of the system and it represents over 95 % accuracy.

    2016PROCEEDINGS OF THE SECOND INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATION TECHNOLOGIES, IC3T ...(2016)引用:7
    引用
    AI阅读
    加入学术空间
    立即登录,查看全部 23 篇论文

    合作机构(11)

    Gudlavalleru Engineering College合作论文 8
    吉隆坡大学合作论文 2
    Jawaharlal Nehru Technological University, Hyderabad合作论文 2
    Anurag Engineering College合作论文 2
    J. B. Institute of Engineering and Technology合作论文 1
    Maturi Venkata Subba Rao Engineering College合作论文 1
    Central Campus of Technology合作论文 1
    Rungta College of Engineering and Technology, Bhilai合作论文 1
    Jawaharlal Nehru Technological University Anantapur合作论文 1
    B.V.B. College of Engineering and Technology合作论文 1

    机构统计