• 学术搜索
  • 科研智能体
    • Research Labs
    • AI 阅读
    • AI 文库
    • 深度研究
    • 学者亮点
  • 学术资源
    • AI2000
    • 期刊/会议
    • 学者库
    • 学术API
      MCP&Skill
    • 溯源树
    • 数据集
  • 知识沉淀
    • 学术空间
订阅小程序
旧版功能
aminer vip
开通会员低至0.73元/天
一次搞定AI科研
立即登录
  • English
  • 联系方式
    International Workshop on Runtime and Operating Systems for Supercomputers

    International Workshop on Runtime and Operating Systems for Supercomputers

    Conference

    年发文量

    研究主题

    论文(40)

    排序
    1Sequential Task Flow Runtime Model Improvements and Limitations.
    Yu Pei,George Bosilca,Jack J. Dongarra

    The sequential task flow (STF) model is the main-stream approach for interacting with task-based runtime systems, with StarPU and the Dynamic task discovery (DTD) in PaRSEC being two implementations of this model. Compared with other approaches of submitting tasks into a runtime system, STF has interesting advantages centered around an easy-to-use API, that allows users to expressed algorithms as a sequence of tasks (much like in OpenMP), while allowing the runtime to automatically identify and analyze the task dependencies and scheduling. In this paper, we focus on the DTD interface in PaRSEC, highlight some of its lesser known limitations and implemented two optimization techniques for DTD: support for user level graph trimming, and a new API for broadcast read-only data to remote tasks. We then analyze the benefits and limitations of these optimizations with benchmarks as well as on two common matrix factorization kernels Cholesky and QR, on two different systems Shaheen II from KAUST and Fugaku from RIKEN. We point out some potential for further improvements, and provided valuable insights into the strength and weakness of STF model. hoping to guide the future developments of task-based runtime systems.

    2022引用:2
    引用
    AI阅读
    加入学术空间
    2Porting the Kitten Lightweight Kernel Operating System to RISC-V
    Nicholas Gordon,Kevin Pedretti,John R. Lange

    Hardware design in high-performance computing (HPC) is often highly experimental. Exploring new designs is difficult and time-consuming, requiring lengthy vendor cooperation. RISC-V is an open-source processor ISA that improves the accessibility of chip design, including the ability to do hardware/software co-design using open-source hardware and tools. Co-design allows design decisions to easily flow across the hardware/software boundary and influence future design ideas. However, new hardware designs require corresponding software to drive and test them. Conventional operating systems like Linux are massively complex and modification is time-prohibitive. In this paper, we describe our port of the Kitten lightweight kernel operating system to RISC-V in order to provide an alternative to Linux for conducting co-design research. Kitten's small code base and simple resource management policies are well matched for quickly exploring new hardware ideas that may require radical operating system modifications and restructuring. Our evaluation shows that Kitten on RISC-V is functional and provides similar performance to Linux for single-core benchmarks. This provides a solid foundation for using Kitten in future co-design research involving RISC-V.

    2022引用:1
    引用
    AI阅读
    加入学术空间
    3Towards Efficient Oversubscription: on the Cost and Benefit of Event-Based Communication in MPI
    Jan Bierbaum,Maksym Planeta,Hermann Härtig

    Contemporary HPC systems use batch scheduling of compute jobs running on exclusively assigned hardware resources. During communication, polling for progress is the state of the art as it promises minimal latency. Previous work on oversubscription and event-based communication, i.e. vacating the CPU while waiting for communication to finish, shows that these techniques can improve the overall system utilisation and reduce the energy consumption. Despite these findings, neither of the two techniques is commonly used in HPC systems today. We believe that the current lack of detailed studies of the low-level effects of event-based communication, a key enabler of efficient oversubscription for classical MPI-based applications, is a major obstacle to a wider adoption. We demonstrate that the sched_yield system call, which is often used for oversubscription scenarios, is not best suited for this purpose on modern Linux systems. Furthermore, we incorporate event-based communication into Open MPI and evaluate the effects on latency and energy consumption using an MPI micro-benchmark. Our results indicate that event-base communication incurs significant latency overhead but also saves energy. Both effects grow with the imbalance of the application using MPI.

    2022引用:3
    引用
    AI阅读
    加入学术空间
    4Application-Driven Requirements for Node Resource Management in Next-Generation Systems
    Edgar A. Leon,Balazs Gerofi,Julien Jaeger,Guillaume Mercier,Rolf Riesen,Masamichi Takagi,Brice Goglin

    Emerging workloads on supercomputing platforms are pushing the limits of traditional high-performance computing software environments. Multi-physics, coupled simulations, big data processing and machine learning frameworks, and multi-component workloads pose serious challenges to system and application developers. At the heart of the problem is the lack of cross-stack coordination to enable flexible resource management among multiple runtime components.In this work, we analyze seven real-world applications that represent emerging workloads and illustrate the scope and magnitude of the problem. We then extract several themes from these applications that highlight next-generation requirements for node resource managers. Finally, using these requirements, we propose a general, cross-stack coordination framework and outline its components and functionality.

    2020
    引用
    AI阅读
    加入学术空间
    5Toward Generalizable Models of I/O Throughput
    Mihailo Isakov,Eliakin del Rosario,Sandeep Madireddy,Prasanna Balaprakash,Philip Carns,Robert B. Ross,Michel A. Kinsy

    Many modern HPC applications do not make good use of the limited available I/O bandwidth. Developing an understanding of the I/O subsystem is a critical first step in order to better utilize an HPC system. While expert insight is indispensable, I/O experts are in rare supply. We seek to automate this effort by developing and interpreting models of I/O throughput. Such interpretations may be useful to both application developers who can use them to improve their codes and to facility operators who can use them to identify larger problems in an HPC system. The application of machine learning (ML) to HPC system analysis has been shown to be a promising direction. However, the direct application of ML methods to I/O throughput prediction often leads to brittle models with low extrapolative power. In this work, we set out to understand the reasons why common methods underperform on this specific problem domain, and how to build models that better generalize on unseen data. We show that commonly used cross-validation testing yields sets that are too similar, preventing us from detecting overfitting. We propose a method for generating test sets that encourages training-test set separation. Next we explore limits of I/O throughput prediction and show that we can estimate I/O contention noise by observing repeated runs of an application. Then we show that by using our new test sets, we can better discriminate different architectures of ML models in terms of how well they generalize.

    2020引用:4
    引用
    AI阅读
    加入学术空间
    立即登录,查看全部 40 篇论文

    高被引作者

    作者引用发文
    Allan K Porterfield912
    Ronald B. Brightwell (Ron)723
    Patrick G. Bridges494
    Jan F. Prins471
    Kyle B. Wheeler471
    Stephen L. Olivier471
    Allen D. Malony441
    Nicholas Chaimov441
    Rob Fowler441
    Hartmut Kaiser441

    高产作者

    作者引用发文
    Patrick G. Bridges494
    Michael Lang394
    Kevin Pedretti343
    Ronald B. Brightwell (Ron)723
    Laxmikant V. Kale82
    Christopher D Carothers202
    Allan K Porterfield912
    Roberto Gioiosa192
    Latchesar Ionkov112
    John Lange142

    相关期刊

    SIGARCH Computer Architecture News
    BenchCouncil International Symposium
    High Performance Computing in Asia-Pacific Region (HPC Asia)
    International Conference on Parallel Architectures and Compilation Techniques
    International Workshop on OpenCL
    International Workshop on OpenMP
    ISC High Performance
    IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum : [proceedings]
    Proceedings. Symposium on Computer Architecture and High Performance Computing
    International Systems and Storage Conference