• 学术搜索
  • 科研智能体
    • Research Labs
    • AI 阅读
    • AI 文库
    • 深度研究
    • 学者亮点
  • 学术资源
    • AI2000
    • 期刊/会议
    • 学者库
    • 学术API
      MCP&Skill
    • 溯源树
    • 数据集
  • 知识沉淀
    • 学术空间
订阅小程序
旧版功能
aminer vip
开通会员低至0.73元/天
一次搞定AI科研
立即登录
  • English
  • 联系方式
    IEEE Silicon Nanoelectronics Workshop

    IEEE Silicon Nanoelectronics Workshop

    Conference

    年发文量

    研究主题

    论文(653)

    排序
    1High Performance Ge FinFET CMOS Invertor with $\mathrm{i}_{\text{on}}=2.0\ \text{ma}/\mu\mathrm{m}$ at $\mathrm{v}_{\text{ov}}=1\mathrm{v}, \mathrm{s}.\mathrm{s}.=64\ \text{mv}/\text{dec},\mathrm{i}_{\text{on}}/\mathrm{i}_{\text{off}}=2.5\times 10^{6}$, and $\text{voltage}\ \text{gain}=90\ \Mathrm{v
    Cheng-Yu Wu, D. Ruan, K. Chang-Liao, Y. Lee, Yu-Chuan Chiù, Chih-Wei Liu,Guan-Ting Liu, Bo-Lien Kuo, Kailong Yang, Cheng-Han Li,Po-Tsun Liu

    A high performance Ge FinFET CMOS invertor with $\mathrm{I}_{\text{ON}}=2\quad \text{mA}/\mu\mathrm{m}$ at $\mathrm{V}_{\text{OV}}\ =1\mathrm{V},\quad \mathrm{S}.\mathrm{S}.=64\quad \text{mV}/\text{dec}, \mathrm{I}_{\text{ON}}/\mathrm{I}_{\text{OFF}}=2.5\times 10^{6}$, and voltage gain=90 V/V is achieved by a high pressure supercritical fluid hydroxide oxidation, due to the reduced unstable oxidation states and oxygen vacancy.

    2023
    引用
    AI阅读
    加入学术空间
    2Single-Electron Information-Processing Circuit Inspired by Principles of Molecular Computing
    Kairi Yokoyama,Takahide Oya

    We propose a new single-electron (SE) circuit inspired by the principles of molecular computing. SE circuits can control individual electrons and have features such as stochastic operation and nonlinearity. However, an optimal information processing method has not been established yet. In contrast, molecular computing is being studied as an information-processing method using molecular reactions [1] . In the referenced molecular computing theory, the problem is solved by mapping the concentration of molecules to initial and steady states, the reaction rate of molecules to state transition probabilities, and for each state to the type of molecule (Fig. 1). By mapping the behavior exhibited by SE circuits to this model, we believe that a new SE information-processing circuit can be realized.

    2023
    引用
    AI阅读
    加入学术空间
    3Physical Understanding on the Anti-fuse Instability to Construct a Selector-Type One-Time-Programming Memory in the High-k Metal-Gate CMOS Generation
    C. C. Chuang, C. W. Chang, H. W. Chen,T. C. Kao,Y. J. Li,J. C. Guo,Steve S. Chung

    A 1kb macro of One Time Programming (OTP) memory, implemented by a novel architecture of a 2T PMOS structure, has been realized on a foundry pure logic 28nm HKMG CMOS platform. The feature size of a unit cell is 2T per cell with 0.04995um 2 . The experimental results show that the designed macro exhibits high programming (PGM) speed of 100ns at 4.6V, the read voltage can be smaller than 1.15V within smaller than 10ns of sense time, and excellent data retention under one-month baking at 150°C. More importantly, it demonstrated high endurance, immunity from the read and program disturbances, which is superior to the mainstream technologies of anti-fuse OTP. This OTP is also expected to be scalable to advanced node such as FinFET and provides an ideal and reliable solution for the hardware security in IoT and 5G era.

    2023
    引用
    AI阅读
    加入学术空间
    4Thermal and Performance Analysis of Back-side Power Delivery Network Beyond 3nm Technology Node
    Haoyu Zhang,Linlin Cai,Yutao Chen,Jianwen Lin,Wangyong Chen

    In this work, the Back-side Power Delivery Network (BSPDN) based on the NSFET and FINFET standard cell arrays are constructed for the thermal analysis in comparison of front-side power delivery networks (FSPDN). The performance metrics reflecting the IR drop and hotspot temperature are proposed to evaluate the characteristics of BSPDN. The impacts of different activity factors, interconnecting metals and structure ratios are investigated. The results indicate that BSPDN faces the severer thermal challenges than FSPDN after the substrate thinning. And the design guidance of BSPDN is given for improving its performance at advanced node.

    2023引用:3
    引用
    AI阅读
    加入学术空间
    5Design of New Single-Electron Reaction-Diffusion Circuit with Ability to Generate and Control Plane Waves
    Keiichiro Tamura, Yuito Nakamori,Takahide Oya

    We propose a new single-electron (SE) reaction-diffusion (RD) circuit that can express traveling plane waves. While SE circuits have advantages such as nonlinearity and stochastic behavior, a suitable information processing method has not yet been established for them. Thus, we focus on the behavior of a photo-responsive (PR) Belousov-Zhabotinsky (BZ) reaction, one of RD systems, to develop a suitable information processing method. Reportedly, the PR-BZ reaction can generate plane waves, and the waves can be used to represent logic gates. Here, we designed the new SE-RD circuit that can generate the desired plane waves. In simulation results, we found our circuit can operate as desired. We believe this circuit can be used to construct a logic gate device as same as the PR-BZ reaction.

    2023
    引用
    AI阅读
    加入学术空间
    立即登录,查看全部 653 篇论文

    高被引作者

    作者引用发文
    Alexander Balandin30055
    Jeanie Lau28131
    Desalegne Teweldebrhan28131
    Irene Calizo28131
    Wenzhong Bao28131
    Suchismita Ghosh28131
    Feng Miao28131
    Gerhard Klimeck9166
    Lloyd Hollenberg9145
    Michelle Yvonne Simmons9114

    高产作者

    作者引用发文
    Byung Gook Park15442
    Hyungcheol Shin7327
    Xiaoyan Liu9721
    Hiroshi Mizuta10220
    Daniel Moraru7418
    Toshiro Hiramoto11218
    Yung-Chun Wu14615
    Peng Huang5915
    Pei-Wen Li8814
    Takeshi Saraya8714

    相关期刊

    European Solid-State Device Research Conference
    Technical digest. International Electron Devices Meeting
    International Symposium on VLSI Technology, Systems, and Applications
    Device Research Conference
    International Workshop on Junction Technology
    International Meeting for Future of Electron Devices, Kansai
    International Interconnect Technology Conference
    International Conference on Simulation of Semiconductor Processes and Devices
    Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon
    IEEE OPEN JOURNAL of NANOTECHNOLOGY