• 学术搜索
  • 科研智能体
    • Research Labs
    • AI 阅读
    • AI 文库
    • 深度研究
    • 学者亮点
  • 学术资源
    • AI2000
    • 期刊/会议
    • 学者库
    • 学术API
      MCP&Skill
    • 溯源树
    • 数据集
  • 知识沉淀
    • 学术空间
订阅小程序
旧版功能
aminer vip
开通会员低至0.73元/天
一次搞定AI科研
立即登录
  • English
  • 联系方式
    Asian Hardware-Oriented Security and Trust Symposium

    Asian Hardware-Oriented Security and Trust Symposium

    Conference

    年发文量

    研究主题

    论文(211)

    排序
    1An Efficient Barrett Modular Multiplier Design for Zero-Knowledge Proof
    Jiahao Li,Qiang Liu,Ray C. C. Cheung, Zhaohui Guo

    Zero-Knowledge Proof (ZKP) has been widely applied in fields such as blockchain and privacy-preserving computing. However, the proof generation process remains computationally complex and time-consuming, which limits its further applications. Various schemes have been proposed to optimize the underlying modular operations with dedicated hardware support, but existing schemes still face low-efficiency problems. To address the problems, we propose an efficient Barrett modular multiplier design, especially for ZKP. Evaluation on a Xilinx XCVU9P FPGA shows that, compared to two existing pipelined designs, the proposed design improves throughput per slice by up to 20.4% and 49.6%, respectively, and achieves an 8.6x improvement over an existing non-pipelined design.

    2025
    引用
    AI阅读
    加入学术空间
    2SACRED EYE: Secure Communication and Decentralized Monitoring for Swarm UAV Mission Completion
    Hugo Le Dirach,Amin Rezaei

    The flexibility, scalability, and robustness of Unmanned Aerial Vehicle (UAV) swarms make them highly adaptable to dynamic environments. However, these advantages also introduce a range of optimization challenges, including constraints on size, weight, and energy consumption, as well as less explored topics such as lightweight, secure communication and reliable mission completion. Inspired by the ant identification methods, we propose a decentralized solution to enhance communication security and ensure mission completion within UAV swarms. Unlike existing methods that rely on Physical Unclonable Functions (PUFs), our solution introduces a PUF-less framework. Specifically, we define private IDs and group keys for individual UAVs, enabling secure communication while minimizing the risk of intrusion. The effectiveness of our method is validated through simulations, which highlight the importance of periodically updating the group key. Additionally, we address targeted attacks on private IDs by incorporating behavioral analysis and shared monitoring among swarm members. Our proposed approach paves the way for realizing the full potential of UAV swarms.

    2025
    引用
    AI阅读
    加入学术空间
    3DASH-T: A Lightweight Countermeasure Based on Dynamic Address Shuffling and Temporal-hiding for Kyber’s PWM
    Jiaji He, Yucheng Fu, Jindi Kong,Pengfei Qiu,Mao Ye,Yiqiang Zhao

    With the standardization of the lattice-based cryptographic scheme Kyber, physical security concerns in its hardware implementations, particularly their vulnerability to side-channel analysis (SCA), has emerged as a core challenge. Existing studies have shown that the polynomial multiplication (PWM) module, characterized by deterministic computation patterns and direct dependency on secret keys, constitutes a primary attack surface. To address this threat, this paper proposes DASH-T (Dynamic Address Shuffling and Temporal-hiding), a novel microarchitectural hybrid countermeasure integrating two defense mechanisms across distinct dimensions: (1) fine-grained address shuffling within PWM operations, leveraging a configurable permutation table and unique address remapping logic to completely obfuscate the physical execution sequence of sensitive operations; (2) a multi-dimensional random temporal hiding mechanism, triggered at random intervals, injecting delays of random durations. Evaluated on a FPGA platform, DASH-T effectively thwarts first-order correlation power analysis (CPA) attacks. Experimental results demonstrate that it increases the number of power traces required for successful key recovery by more than an order of magnitude in FPGA measurements, while suppressing t-values from test vector leakage assessment (TVLA) tests within the secure threshold of +/- 4.5. This robust security is achieved with only manageable overheads in hardware resources and performance. This work presents an efficient and practical countermeasure for the physical security design of post-quantum cryptographic hardware accelerators.

    2025
    引用
    AI阅读
    加入学术空间
    4A Unified Hardware Accelerator for Paillier and ElGamal with Masking and Improved Randomized Montgomery Ladder
    Jianfei Wang, Zichu Liu, Jia Hou, Yishuo Meng, Zhijie Lin, Huansheng Shi, Maoquan Cai,Chen Yang

    Paillier and ElGamal are the two most commonly used partial homomorphic encryption algorithms. However, they suffer from the computational bottleneck commonly faced by most HE schemes. To accelerate them, many accelerators have been proposed, but the existing accelerators only support one algorithm and do not have side-channel protection. Therefore, this paper proposes a unified hardware accelerator for Paillier and ElGamal, named HAPE, which is also able to resist side-channel attacks. In HAPE, in order to alleviate side-channel leakage, Montgomery modular multiplication without conditional subtraction is adopted, and an improved randomized Montgomery ladder algorithm is proposed for modular exponentiation. In addition, HAPE also integrates both modulus masking and exponential masking to further protect HAPE. Experimental results show that the sidechannel attack resistance of HAPE is significantly improved at the cost of 11.29% area increase, 35.70% power increase and 3.14% performance degradation. Compared with other related works, HAPE not only achieves a performance improvement of 2.51x to 75.61x, but also supports both Paillier and ElGamal algorithms, and has side-channel attack protection.

    2025
    引用
    AI阅读
    加入学术空间
    5Modeling Fault Propagation for Model-Based Diagnosis As a MaxSAT Problem
    Huisi Zhou, Ning Kang,Wei Hu

    Model-Based Diagnosis (MBD), a prominent technique for identifying the causes of system malfunctions, is an important research area in reliability engineering. Existing MBD methods generate a large number of candidate diagnoses for fault localization, which requires extensive computational cost. This work introduces a novel fault propagation model to replace the model used in conventional MBD approaches, and proposes a novel diagnosis method upon this model to improve diagnosis performance. First, we generate fault propagation constraints to capture the logical relationships as faults propagate between two connected components, which can be used to narrow down some subsets of candidate diagnoses in the subsequent diagnosis phase. Second, we formally model fault propagation through Weighted Conjunctive Normal Form (WCNF), encoding it as a Maximum Satisfiability (MaxSAT) problem. Building on this model, we use RC2-an efficient MaxSAT solver-to compute only a subset of candidate diagnoses, thereby significantly reducing the computational cost of fault localization. Experimental evaluations using ISCAS-85 and ITC-99 benchmarks demonstrate that FPMBD achieves a reduction in the number of diagnoses typically ranging from 1 to 5 orders of magnitude, along with a reduction in diagnosis time ranging from 1 to 4 orders of magnitude in almost all of the test cases, compared to state-of-theart algorithms, including CMMO, HSD, One-SAT, and DiagDO.

    2025
    引用
    AI阅读
    加入学术空间
    立即登录,查看全部 211 篇论文

    高被引作者

    作者引用发文
    Prabuddha Chakraborty1502
    Swamp Bhunia1473
    Gang Qu13915
    Chip Hong Chang12810
    Domenic Forte12010
    Xiaolong Guo938
    Yier Jin9013
    Jing Ye783
    Xiaowei Li783
    Yu Hu783

    高产作者

    作者引用发文
    Gang Qu13915
    Yier Jin9013
    Domenic Forte12010
    Jiaji He4410
    Chip Hong Chang12810
    Pengfei Qiu548
    Xiaolong Guo938
    Dongsheng Wang547
    Yiqiang Zhao377
    Yuan Cao607

    相关期刊

    Hardware/Software Codesign and System Synthesis
    Defect and Fault Tolerance in VLSI and Nanotechnology Systems
    Embedded Computer Systems: Architectures, Modeling and Simulation
    IEEE European Test Symposium
    Fault Diagnosis and Tolerance in Cryptography
    ACM Great Lakes Symposium on VLSI
    IEEE Computer Society Annual Symposium on VLSI
    International On-Line Testing Symposium
    International Teletraffic Congress
    Network on Chip Architectures